cs-conference-ranking.org Search 971 venues

Design of a 32-bit squarer - exploiting addition redundancy.

Asim J. Al-Khalili, Aiping Hu

Year2003

ProceedingsISCAS (5)

DBLP recordconf/iscas/Al-KhaliliH03 ↗

Browse the full ISCAS paper archive.