Low power and high performance clock delayed domino logic using saturated keeper.

Amir Amirabadi, A. Chehelcheraghi, S. H. Rasouli, A. Seyedi, Ali Afzali-Kusha

Browse the full ISCAS paper archive.