A 8.7mW 5-Gb/s clock and data recovery circuit with 0.18-m CMOS.

Taek-Joon An, Kyung-Sub Son, Young-Jin Kim, In-Seok Kong, Jin-Ku Kang

Browse the full ISCAS paper archive.