A charge limiting and redistribution method for delay line locking in multi-output clock generation.

Yury Antonov, Kari Stadius, Jussi Ryynnen

Browse the full ISCAS paper archive.