Skip to content

Analysis of a class of decimated clock/data recovery architectures for serial links.

Pervez M. Aziz, Amaresh V. Malipatil

VenueCISCAS
Year2013
ProceedingsISCAS

Browse the full ISCAS paper archive.