A memory-based architecture for FPGA implementations of low-density parity-check convolutional decoders.

Stephen Bates, Gary Block

Browse the full ISCAS paper archive.