Skip to content

Control loop for optimization of power consumption in VLSI designs.

Rolf Becker

VenueCISCAS
Year2001
ProceedingsISCAS (4)

Browse the full ISCAS paper archive.