A wide tuning-range ADFLL for mW-SoCs with dithering-enhanced accuracy in 65 nm CMOS.

David E. Bellasi, Philipp Schnle, Qiuting Huang, Luca Benini

Browse the full ISCAS paper archive.