Design of a 14 b 100 MS/s switched-capacitor pipelined ADC in RFSiGe BiCMOS.

Alex R. Bugeja, Sung-Ung Kwak

Browse the full ISCAS paper archive.