FPGA-based 3D median filtering using word-parallel systolic arrays.

Carlos R. Castro-Pareja, Jogikal M. Jagadeesh, Sharmila Venugopal, Raj Shekhar

Browse the full ISCAS paper archive.