Skip to content

A 14-bit 250MS/s digital to analog converter with binary weighted Redundant Signed Digit coding.

Benoit Catteau, Bart De Vuyst, Pieter Rombouts, Ludo Weyten

VenueCISCAS
Year2010
ProceedingsISCAS

Browse the full ISCAS paper archive.