A clock extraction circuit using passive components-free filter in standard digital process.

Jae J. Chang, Martin Anthony Brooke

Browse the full ISCAS paper archive.