A 10Gb/s 44.2 dB adaptive equalizer with Duobinary tracking loop in 0.18m CMOS.

Po-Hsuan Chang, An-Siou Li, Chia-Ming Tsai

Browse the full ISCAS paper archive.