A 12-bit 30MS/s SAR ADC with VCO-Based Comparator and Split-and-Recombination Redundancy for Bypass Logic.

Sheng Chang, Xiong Zhou, Zhaoming Ding, Qiang Li

Browse the full ISCAS paper archive.