Input dependent clock jitter in high speed and high resolution ADCs.

Amin Chegeni, Reza Shayanfar, Khayrollah Hadidi, Abdollah Khoei

Browse the full ISCAS paper archive.