Jitter simulation and measurement of an all-digital clock generator with dynamic frequency counting loop.

Pao-Lung Chen

Browse the full ISCAS paper archive.