Skip to content

A high resolution FPGA-based merged delay line TDC with nonlinearity calibration.

Yuan-Ho Chen

VenueCISCAS
Year2013
ProceedingsISCAS

Browse the full ISCAS paper archive.