A delay compensation technique for n-phase clock generation with 2(N-1) delay units.

Xu Chen, Jin Liu

Browse the full ISCAS paper archive.