The Design of a Low-latency Tensor Decomposition Algorithm and VLSI Architecture.

Yu-An Chen, Chung-An Shen

Browse the full ISCAS paper archive.