A 16-bit 64-channel 2-order Incremental Σ-Δ ADC with On-Chip Decimator for X-ray Detections.

Guangyi Chen, You You, Wengao Lu, Xueyou Shi, Zhongjian Chen, Yacong Zhang

Browse the full ISCAS paper archive.