A Fractional-N PLL for Digital Clock Generation With an FIR-Embedded Frequency Divider.

Baoyong Chi, Xueyi Yu, Woogeun Rhee, Zhihua Wang

Browse the full ISCAS paper archive.