An Alorithmic Analog-to-Digital Converter with low Ratio-and Gain-Sensitivities and 4N-Clock Conversion Cycle.

Shu-Yuan Chin, Chung-Yu Wu

Browse the full ISCAS paper archive.