An Ultra-Low Power Data Retention Flip-Flop with 25.8 pW Leakage in 28 nm CMOS.

Guangnan Dai, Yihan Zhang

Browse the full ISCAS paper archive.