Skip to content

Dual clock rate block data parallel architecture.

An-Te Deng, Winser E. Alexander

VenueCISCAS
Year2003
ProceedingsISCAS (4)

Browse the full ISCAS paper archive.