High speed V.32 trellis encoder/decoder implementation using FPGA.

Anh Dinh, Ralph Mason, Joe Toth

Browse the full ISCAS paper archive.