High performance implementation of Neural Networks by networks on chip with 5-port 2-virtual channels.

Yiping Dong, Zhen Lin, Yan Li, Takahiro Watanabe

Browse the full ISCAS paper archive.