A Preprocessing Architecture for Resolution Enhancement in High Speed Analog-to-digital Converters.

J. A. Esparza, Phillip E. Pace

Browse the full ISCAS paper archive.