Power-and-area efficient 14-bit 1.5 MSample/s two-stage algorithmic ADC based on a mismatch-insensitive MDAC.

Bruno Esperanca, Joo Goes, Rui Santos-Tavares, Acacio Galhardo, Nuno Paulino, Manuel Medeiros Silva

Browse the full ISCAS paper archive.