A 3-8bit Reconfigurable Hybrid ADC Architecture with Successive-approximation and Single-slope Stages for Computing in Memory.

Wuyu Fan, Yuandong Li, Li Du, Likai Li, Yuan Du

Browse the full ISCAS paper archive.