A FPGA-based RO PUF with LUT-Based Self-Compare Structure and Adaptive Counter Time Period Tuning.

Jiayan Gan, Jun Zhou, Ning Wang

Browse the full ISCAS paper archive.