Skip to content
cs-conference-ranking.org

A 50% duty-cycle correction circuit for PLL output.

T. Gawa, Kenji Taniguchi

VenueCISCAS
Year2002
ProceedingsISCAS (4)
DBLP recordconf/iscas/GawaT02 ↗

Browse the full ISCAS paper archive.