Hardware reduction using a 6-connectivity interconnection network over a 4-connectivity VLSI asynchronous array processor.

Valentin Gies, Thierry M. Bernard, Alain Mrigot

Browse the full ISCAS paper archive.