Sub-picosecond-jitter clock generation for interleaved ADC with Delay-Locked-Loop in 28nm CMOS.

Jianping Gong, Sulin Li, John A. McNeill

Browse the full ISCAS paper archive.