Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
ISCAS
/
Paper
Dynamic single phase logic with self-timed stages for power reduction in pipeline circuit designs.
Frank Grassert
,
Dirk Timmermann
Venue
C
ISCAS
Year
2001
Proceedings
ISCAS (4)
DBLP record
conf/iscas/GrassertT01 ↗
Browse the full
ISCAS paper archive
.