DRAB-LOCUS: An Area-Efficient AES Architecture for Hardware Accelerator Co-Location on FPGAs.

Jacob T. Grycel, Robert J. Walls

Browse the full ISCAS paper archive.