A low-power 10-bit 50-MS/s SAR ADC using a parasitic-compensated split-capacitor DAC.

Wei Guo, Shahriar Mirabbasi

Browse the full ISCAS paper archive.