Multi-threshold dual-spacer dual-rail delay-insensitive logic: An improved IC design methodology for side channel attack mitigation.

Jean Pierre T. Habimana, Francis Sabado, Jia Di

Browse the full ISCAS paper archive.