A low power monolithic subsampled phase-locked loop architecture for wireless transceivers.

Amr N. Hafez, Mohamed I. Elmasry

Browse the full ISCAS paper archive.