A 20-Gbps low jitter analog clock recovery circuit for ultra-wide band Radio systems.

Mohamed Hamouda, Georg Fischer, Robert Weigel, Andreas Baenisch, Thomas Ussmueller

Browse the full ISCAS paper archive.