1.25/2.5-Gb/s burst-mode clock recovery circuit with a novel dual bit-rate structure in 0.18m CMOS.

Pyung-Su Han, Woo-Young Choi

Browse the full ISCAS paper archive.