Design of a reference voltage buffer for a 10-bit 50 MS/s SAR ADC in 65 nm CMOS.

Prakash Harikumar, J. Jacob Wikner

Browse the full ISCAS paper archive.