FPGA Implementation of an ASIP for high throughput DFT/DCT 1D/2D engine.

Hanan M. Hassan, Ahmed F. Shalash, Karim Mohamed

Browse the full ISCAS paper archive.