An 11-Bit 500 MS/s Two-Step SAR ADC with Non-Attenuated Passive Residue Transfer.

Wenbin He, Fan Ye, Junyan Ren

Browse the full ISCAS paper archive.