An area-efficient analog VLSI architecture for state-parallel Viterbi decoding.

Kai He, Gert Cauwenberghs

Browse the full ISCAS paper archive.