A 30 MHz DDS clock generator with sub-ns time domain interpolator and -50 dBc spurious level.

Antti Heiskanen, Antti Mntyniemi, Timo Rahkonen

Browse the full ISCAS paper archive.