A clock recovery circuit for blind equalization multi-Gbps serial data links.

Jiawen Hu

Browse the full ISCAS paper archive.