Skip to content

A temperature compensated array of CMOS floating-gate analog memory.

Chenling Huang, Shantanu Chakrabartty

VenueCISCAS
Year2010
ProceedingsISCAS

Browse the full ISCAS paper archive.