Logic optimization for majority gate-based nanoelectronic circuits.

Zhi Huo, Qishan Zhang, S. Haruehanroengra, Wei Wang

Browse the full ISCAS paper archive.