A wide-range and fast-locking clock synthesizer IP based on delay-locked loop.

Chorng-Sii Hwang, Poki Chen, Hen-Wai Tsao

Browse the full ISCAS paper archive.