A logic-aware layout methodology to enhance the noise immunity of domino circuits.

Yonghee Im, Kaushik Roy

Browse the full ISCAS paper archive.